soc/add_sdram: add sdram csr
This commit is contained in:
parent
3921b6345c
commit
379d47a843
|
@ -905,6 +905,7 @@ class LiteXSoC(SoC):
|
|||
timing_settings = module.timing_settings,
|
||||
clk_freq = self.sys_clk_freq,
|
||||
**kwargs)
|
||||
self.csr.add("sdram")
|
||||
|
||||
# LiteDRAM port ----------------------------------------------------------------------------
|
||||
port = self.sdram.crossbar.get_port()
|
||||
|
|
|
@ -18,12 +18,6 @@ __all__ = ["SoCSDRAM", "soc_sdram_args", "soc_sdram_argdict"]
|
|||
# SoCSDRAM -----------------------------------------------------------------------------------------
|
||||
|
||||
class SoCSDRAM(SoCCore):
|
||||
csr_map = {
|
||||
"sdram": 8,
|
||||
"l2_cache": 9,
|
||||
}
|
||||
csr_map.update(SoCCore.csr_map)
|
||||
|
||||
def __init__(self, platform, clk_freq,
|
||||
l2_size = 8192,
|
||||
l2_reverse = True,
|
||||
|
|
Loading…
Reference in New Issue