Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

litex: adding explicit clk signal to ODDR/IDDR models in DDRTristate

Browse source
This commit is contained in:
Pawel Sagan 2021-09-01 16:54:53 +02:00
parent 25e0153dd5
commit 3cf6126663
1 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
litex/build/xilinx/common.py
View file

@ -159,9 +159,9 @@ class XilinxDDRTristateImpl(Module):
_o = Signal()
_oe_n = Signal()
_i = Signal()
self.specials += DDROutput(i1, i2, _o)
self.specials += DDROutput(~oe1, ~oe2, _oe_n)
self.specials += DDRInput(_i, o1, o2)
self.specials += DDROutput(i1, i2, _o, clk)
self.specials += DDROutput(~oe1, ~oe2, _oe_n, clk)
self.specials += DDRInput(_i, o1, o2, clk)
self.specials += Instance("IOBUF",
io_IO = io,
o_O = _i,