Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

cores/dna: Add initial Ultrascale support.

Browse source
This commit is contained in:
Florent Kermarrec 2023-02-10 11:53:36 +01:00
parent b2053b7c52
commit 408a68ba79
1 changed files with 6 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
litex/soc/cores/dna.py
View file

@ -63,3 +63,9 @@ class S7DNA(XilinxDNA):
XilinxDNA.__init__(self, nbits=57, primitive="DNA_PORT", *args, **kwargs)
class DNA(XilinxDNA): pass # Compat.
# Xilinx Ultrascale DNA ----------------------------------------------------------------------------
class USDNA(XilinxDNA):
def __init__(self, *args, **kwargs):
XilinxDNA.__init__(self, nbits=96, primitive="DNA_PORTE2", *args, **kwargs)