Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

change >512 B CSR memory exception to a warning

This commit is contained in:
Ilia Sergachev 2019-11-15 15:34:12 +01:00
parent 2946581e50
commit 444ae951e9
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/soc/interconnect/csr_bus.py
View File

@ -86,7 +86,7 @@ class SRAM(Module):
mem = Memory(data_width, mem_or_size//(data_width//8), init=init) mem = Memory(data_width, mem_or_size//(data_width//8), init=init)
mem_size = int(mem.width*mem.depth/8) mem_size = int(mem.width*mem.depth/8)
if mem_size > 512: if mem_size > 512:
raise ValueError("Memory too large to fit in CSR region ({} > 512 bytes)".format(mem_size)) print("WARNING: memory > 512 bytes in CSR region requires paged access".format(mem_size))
csrw_per_memw = (mem.width + data_width - 1)//data_width csrw_per_memw = (mem.width + data_width - 1)//data_width
word_bits = log2_int(csrw_per_memw) word_bits = log2_int(csrw_per_memw)
page_bits = log2_int((mem.depth*csrw_per_memw + 511)//512, False) page_bits = log2_int((mem.depth*csrw_per_memw + 511)//512, False)