Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

integration/soc/add_uart: pass fifo_depth to UARTCrossover.

Browse source
This commit is contained in:
Florent Kermarrec 2020-12-10 14:33:29 +01:00
parent 1976fd4b90
commit 48dc574703
1 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
litex/soc/integration/soc.py
View file

@ -1096,7 +1096,9 @@ class LiteXSoC(SoC):
# Crossover
elif name in ["crossover"]:
self.submodules.uart = uart.UARTCrossover()
self.submodules.uart = uart.UARTCrossover(
tx_fifo_depth = fifo_depth,
rx_fifo_depth = fifo_depth)
# Model/Sim
elif name in ["model", "sim"]: