cores/cpu/vexriscv_smp: minor cleanups.

This commit is contained in:
Florent Kermarrec 2020-12-30 14:45:33 +01:00
parent a8ddbb190a
commit 49217ec6ea

View file

@ -50,15 +50,15 @@ class VexRiscvSMP(CPU):
@staticmethod
def args_fill(parser):
parser.add_argument("--cpu-count", default=1, help="")
parser.add_argument("--with-coherent-dma", action='store_true', help="")
parser.add_argument("--without-coherent-dma", action='store_true', help="")
parser.add_argument("--dcache-width", default=None, help="L1 data cache bus width")
parser.add_argument("--icache-width", default=None, help="L1 instruction cache bus width")
parser.add_argument("--dcache-size", default=None, help="L1 data cache size in byte per CPU")
parser.add_argument("--dcache-ways", default=None, help="L1 data cache ways per CPU")
parser.add_argument("--icache-size", default=None, help="L1 instruction cache size in byte per CPU")
parser.add_argument("--with-coherent-dma", action='store_true', help="Enable Coherent DMA Slave interface.")
parser.add_argument("--without-coherent-dma", action='store_true', help="Disable Coherent DMA Slave interface.")
parser.add_argument("--dcache-width", default=None, help="L1 data cache bus width.")
parser.add_argument("--icache-width", default=None, help="L1 instruction cache bus width.")
parser.add_argument("--dcache-size", default=None, help="L1 data cache size in byte per CPU.")
parser.add_argument("--dcache-ways", default=None, help="L1 data cache ways per CPU.")
parser.add_argument("--icache-size", default=None, help="L1 instruction cache size in byte per CPU.")
parser.add_argument("--icache-ways", default=None, help="L1 instruction cache ways per CPU")
parser.add_argument("--aes-instruction", default=None, help="True to enable the AES custom instruction acceleration")
parser.add_argument("--aes-instruction", default=None, help="Enable AES instruction acceleration.")
@staticmethod