Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Merge pull request #165 from xobs/vexriscv-cpu-reset-address

Browse source 
Vexriscv cpu reset address
This commit is contained in:
enjoy-digital 2019-04-19 19:16:16 +02:00 committed by GitHub
commit 49fd93ae83
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
litex/soc/cores/cpu/vexriscv/core.py
View file

@ -24,6 +24,7 @@ class VexRiscv(Module, AutoCSR):
self.reset = Signal()
self.ibus = ibus = wishbone.Interface()
self.dbus = dbus = wishbone.Interface()
self.cpu_reset_address = cpu_reset_address
self.interrupt = Signal(32)
@ -31,7 +32,7 @@ class VexRiscv(Module, AutoCSR):
i_clk=ClockSignal(),
i_reset=ResetSignal() | self.reset,
i_externalResetVector=cpu_reset_address,
i_externalResetVector=self.cpu_reset_address,
i_externalInterruptArray=self.interrupt,
i_timerInterrupt=0,