Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

soc/software/bios/boot: add vexriscv workaround

Browse source 
Flushing icache was working correctly on previous version of Vexriscv, understand
why it's no longer the case.
This commit is contained in:
Florent Kermarrec 2019-03-01 09:16:48 +01:00
parent 1fd81c2882
commit 4bf789eab9
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
litex/soc/software/bios/boot.c
View file

@ -25,7 +25,10 @@ static void __attribute__((noreturn)) boot(unsigned int r1, unsigned int r2, uns
uart_sync();
irq_setmask(0);
irq_setie(0);
/* FIXME: understand why flushing icache on Vexriscv make boot fail */
#ifndef __vexriscv__
flush_cpu_icache();
#endif
flush_cpu_dcache();
#ifdef L2_SIZE
flush_l2_cache();