Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

LiteXXX cores: fix test_reg.py

Browse source
This commit is contained in:
Florent Kermarrec 2015-03-04 23:13:14 +01:00
parent 60e87f6e87
commit 52f1c45407
3 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
misoclib/com/liteeth/example_designs/test/test_regs.py
View file

@ -4,7 +4,7 @@ def main(wb):
###
print("sysid : 0x{:04x}".format(regs.identifier_sysid.read()))
print("revision : 0x{:04x}".format(regs.identifier_revision.read()))
print("frequency : 0x{:04x}MHz".format(regs.identifier_frequency.read()/1000000))
print("frequency : 0x{:04x}MHz".format(int(regs.identifier_frequency.read()/1000000)))
SRAM_BASE = 0x02000000
wb.write(SRAM_BASE, [i for i in range(64)])
print(wb.read(SRAM_BASE, 64))

2
misoclib/mem/litesata/example_designs/test/test_regs.py
View file

@ -4,6 +4,6 @@ def main(wb):
###
print("sysid : 0x{:04x}".format(regs.identifier_sysid.read()))
print("revision : 0x{:04x}".format(regs.identifier_revision.read()))
print("frequency : 0x{:04x}MHz".format(regs.identifier_frequency.read()/1000000))
print("frequency : 0x{:04x}MHz".format(int(regs.identifier_frequency.read()/1000000)))
###
wb.close()

2
misoclib/tools/litescope/example_designs/test/test_regs.py
View file

@ -4,6 +4,6 @@ def main(wb):
###
print("sysid : 0x{:04x}".format(regs.identifier_sysid.read()))
print("revision : 0x{:04x}".format(regs.identifier_revision.read()))
print("frequency : 0x{:04x}MHz".format(regs.identifier_frequency.read()/1000000))
print("frequency : 0x{:04x}MHz".format(int(regs.identifier_frequency.read()/1000000)))
###
wb.close()