Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

convtools -> tools

This commit is contained in:
Sebastien Bourdeauducq 2012-01-13 17:07:46 +01:00
parent b60abfaa4a
commit 570ea8ccf8
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
top.py
View File

@ -1,5 +1,5 @@
from migen.fhdl.structure import *
from migen.fhdl import convtools, verilog, autofragment
from migen.fhdl import tools, verilog, autofragment
from migen.bus import wishbone, csr, wishbone2csr
from milkymist import m1reset, clkfx, lm32, norflash, uart
@ -24,7 +24,7 @@ def get():
csrcon0 = csr.Interconnect(wishbone2csr0.csr, [uart0.bank.interface])
frag = autofragment.from_local()
vns = convtools.Namespace()
vns = tools.Namespace()
src_verilog = verilog.convert(frag,
{clkfx_sys.clkin, reset0.trigger_reset},
name="soc",