Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Update Vexii

Browse source
This commit is contained in:
Dolu1990 2024-05-06 19:48:56 +02:00
parent 8831acba65
commit 588b7a9519
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/cores/cpu/vexiiriscv/core.py
View file

@ -130,7 +130,7 @@ class VexiiRiscv(CPU):
print(args) print(args)
if args.update_repo != "no": if args.update_repo != "no":
NaxRiscv.git_setup("VexiiRiscv", ndir, "https://github.com/SpinalHDL/VexiiRiscv.git", "main", "af662e86" if args.update_repo=="recommended" else None) NaxRiscv.git_setup("VexiiRiscv", ndir, "https://github.com/SpinalHDL/VexiiRiscv.git", "fpu_internal", "b4e86579" if args.update_repo=="recommended" else None)