Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cpu/rocket/core: Move IO Region (ROM/SRAM can't be in an IO Region).

This commit is contained in:
Florent Kermarrec 2022-01-06 15:32:31 +01:00
parent 23b9d73354
commit 5c278ae437
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/soc/cores/cpu/rocket/core.py
View File

@ -98,7 +98,7 @@ class RocketRV64(CPU):
gcc_triple = CPU_GCC_TRIPLE_RISCV64 gcc_triple = CPU_GCC_TRIPLE_RISCV64
linker_output_format = "elf64-littleriscv" linker_output_format = "elf64-littleriscv"
nop = "nop" nop = "nop"
io_regions = {0x10000000: 0x70000000} # Origin, Length. io_regions = {0x12000000: 0x70000000} # Origin, Length.
# Memory Mapping. # Memory Mapping.
@property @property