Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

fhdl/verilog: do not attempt to initialize instance and mem output signals

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-04-02 12:59:42 +02:00
parent 6e3b25ebb6
commit 623e8e436a
1 changed files with 6 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
migen/fhdl/verilog.py
View file

@ -220,9 +220,13 @@ def _printmemories(f, ns, handler, clk):
r += handler(memory, ns, clk) r += handler(memory, ns, clk)
return r return r
def _printinit(f, exclude, ns): def _printinit(f, ios, ns):
r = "" r = ""
signals = list_signals(f) - exclude - list_targets(f) signals = list_signals(f) \
- ios \
- list_targets(f) \
- list_inst_ios(f, False, True, False) \
- list_mem_ios(f, False, True)
if signals: if signals:
r += "initial begin\n" r += "initial begin\n"
for s in signals: for s in signals: