Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Upgrade mor1kx. This fixes the UART bug that was due to IRQ 0 and 1 being non-maskable.

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2014-07-04 10:29:42 +02:00
parent e5ca0c5ed5
commit 6462ee7fe1
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
verilog/mor1kx/submodule

@ -1 +1 @@
Subproject commit e0e2f058e3ebba40a9a0231c5f54aa1d6b04bb74
Subproject commit bae88d1bbc3f0dd12aacb9d119902b4a0c5a7e1b