Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cpu/serv: switch to pythondata package instead of local git clone.

This commit is contained in:
Florent Kermarrec 2020-04-28 10:32:13 +02:00
parent 1b06926882
commit 6d0896de1d
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
litex/soc/cores/cpu/serv/core.py
View File

@ -6,6 +6,7 @@ import os
from migen import *
from litex import get_data_mod
from litex.soc.interconnect import wishbone
from litex.soc.cores.cpu import CPU
@ -80,11 +81,9 @@ class SERV(CPU):
@staticmethod
def add_sources(platform):
# FIXME: add SERV as submodule
os.system("git clone https://github.com/olofk/serv")
vdir = os.path.join("serv", "rtl")
platform.add_source_dir(vdir)
platform.add_verilog_include_path(vdir)
vdir = get_data_mod("cpu", "serv").data_location
platform.add_source_dir(os.path.join(vdir, "rtl"))
platform.add_verilog_include_path(os.path.join(vdir, "rtl"))
def do_finalize(self):
assert hasattr(self, "reset_address")

1
litex_setup.py
View File

@ -42,6 +42,7 @@ repos = [
("pythondata-cpu-lm32", ("https://github.com/litex-hub/", False, True)),
("pythondata-cpu-mor1kx", ("https://github.com/litex-hub/", False, True)),
("pythondata-cpu-picorv32", ("https://github.com/litex-hub/", False, True)),
("pythondata-cpu-serv", ("https://github.com/litex-hub/", False, True)),
("pythondata-cpu-vexriscv", ("https://github.com/litex-hub/", False, True)),
("pythondata-cpu-rocket", ("https://github.com/litex-hub/", False, True)),
]