Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #1307 from jevinskie/jev/feat/altera_reset_pretty_names 

AlteraAsyncResetSynchronizer: prettify instance names
This commit is contained in:
enjoy-digital 2022-05-23 10:00:16 +02:00 committed by GitHub
parent 90840ff953 7d1c9a9001
commit 6e42082128
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
litex/build/altera/common.py
View File

@ -25,16 +25,16 @@ altera_reserved_jtag_pads = [
class AlteraAsyncResetSynchronizerImpl(Module): class AlteraAsyncResetSynchronizerImpl(Module):
def __init__(self, cd, async_reset): def __init__(self, cd, async_reset):
rst_meta = Signal() rst_meta = Signal(name_override=f'ars_cd_{cd.name}_rst_meta')
self.specials += [ self.specials += [
Instance("DFF", Instance("DFF", name=f'ars_cd_{cd.name}_ff0',
i_d = 0, i_d = 0,
i_clk = cd.clk, i_clk = cd.clk,
i_clrn = 1, i_clrn = 1,
i_prn = ~async_reset, i_prn = ~async_reset,
o_q = rst_meta o_q = rst_meta
), ),
Instance("DFF", Instance("DFF", name=f'ars_cd_{cd.name}_ff1',
i_d = rst_meta, i_d = rst_meta,
i_clk = cd.clk, i_clk = cd.clk,
i_clrn = 1, i_clrn = 1,