commit
7556d551b4
|
@ -155,8 +155,9 @@ def generate_dts(d, initrd_start=None, initrd_size=None, polling=False):
|
||||||
if cpu_name == "vexriscv smp-linux":
|
if cpu_name == "vexriscv smp-linux":
|
||||||
dts += """
|
dts += """
|
||||||
intc0: interrupt-controller@{plic_base:x} {{
|
intc0: interrupt-controller@{plic_base:x} {{
|
||||||
compatible = "sifive,plic-1.0.0", "sifive,fu540-c000-plic";
|
compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
|
||||||
reg = <0x{plic_base:x} 0x400000>;
|
reg = <0x{plic_base:x} 0x400000>;
|
||||||
|
#address-cells = <0>;
|
||||||
#interrupt-cells = <1>;
|
#interrupt-cells = <1>;
|
||||||
interrupt-controller;
|
interrupt-controller;
|
||||||
interrupts-extended = <
|
interrupts-extended = <
|
||||||
|
@ -182,7 +183,6 @@ def generate_dts(d, initrd_start=None, initrd_size=None, polling=False):
|
||||||
aliases["serial0"] = "liteuart0"
|
aliases["serial0"] = "liteuart0"
|
||||||
dts += """
|
dts += """
|
||||||
liteuart0: serial@{uart_csr_base:x} {{
|
liteuart0: serial@{uart_csr_base:x} {{
|
||||||
device_type = "serial";
|
|
||||||
compatible = "litex,liteuart";
|
compatible = "litex,liteuart";
|
||||||
reg = <0x{uart_csr_base:x} 0x100>;
|
reg = <0x{uart_csr_base:x} 0x100>;
|
||||||
{uart_interrupt}
|
{uart_interrupt}
|
||||||
|
@ -267,11 +267,10 @@ def generate_dts(d, initrd_start=None, initrd_size=None, polling=False):
|
||||||
dts += """
|
dts += """
|
||||||
mmc0: mmc@{mmc_csr_base:x} {{
|
mmc0: mmc@{mmc_csr_base:x} {{
|
||||||
compatible = "litex,mmc";
|
compatible = "litex,mmc";
|
||||||
reg = <
|
reg = <0x{sdphy_csr_base:x} 0x100>,
|
||||||
0x{sdphy_csr_base:x} 0x100
|
<0x{sdcore_csr_base:x} 0x100>,
|
||||||
0x{sdcore_csr_base:x} 0x100
|
<0x{sdblock2mem:x} 0x100>,
|
||||||
0x{sdblock2mem:x} 0x100
|
<0x{sdmem2block:x} 0x100>;
|
||||||
0x{sdmem2block:x} 0x100>;
|
|
||||||
bus-width = <0x04>;
|
bus-width = <0x04>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
}};
|
}};
|
||||||
|
|
Loading…
Reference in New Issue