Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

sdram/phy/simphy: OK with DDR3

This commit is contained in:
Florent Kermarrec 2015-03-28 01:59:55 +01:00
parent 51ce7cad6f
commit 75ee8a5db9
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
misoclib/mem/sdram/phy/simphy.py
View File

@ -2,10 +2,8 @@
# License: BSD # License: BSD
# SDRAM simulation PHY at DFI level # SDRAM simulation PHY at DFI level
# Status: # tested with SDR/DDR/DDR2/LPDDR/DDR3
# - tested against software memtest with SDR/DDR/LPDDR/DDR2 with Verilator.
# TODO: # TODO:
# - test with DDR3
# - add $display support to Migen and manage timing violations? # - add $display support to Migen and manage timing violations?
from migen.fhdl.std import * from migen.fhdl.std import *