Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

sim: enable relative include paths for verilator

This commit is contained in:
Ilia Sergachev 2022-07-24 23:02:41 +02:00
parent b9a1fec30f
commit 7613c90fcd
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex/build/sim/core/Makefile
View File

@ -51,7 +51,8 @@ sim: $(OBJS_SIM) | mkdir
--output-split-ctrace 500 \ --output-split-ctrace 500 \
$(INC_DIR) \ $(INC_DIR) \
-Wno-BLKANDNBLK \ -Wno-BLKANDNBLK \
-Wno-WIDTH -Wno-WIDTH \
--relative-includes
make -j$(JOBS) -C $(OBJ_DIR) -f Vsim.mk Vsim make -j$(JOBS) -C $(OBJ_DIR) -f Vsim.mk Vsim
.PHONY: modules .PHONY: modules