Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/support: fix default ncycles

This commit is contained in:
Robert Jordens 2014-03-24 09:32:26 -06:00 committed by Sebastien Bourdeauducq
parent 0023b742e4
commit 7649028bdc
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
migen/test/support.py
View File

@ -17,6 +17,6 @@ class SimCase:
def test_to_verilog(self): def test_to_verilog(self):
verilog.convert(self.tb) verilog.convert(self.tb)
def run_with(self, cb, ncycles=-1): def run_with(self, cb, ncycles=None):
self.tb.callback = cb self.tb.callback = cb
run_simulation(self.tb, ncycles=ncycles) run_simulation(self.tb, ncycles=ncycles)