Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Fix ECP5PLL VCO frequency range

Browse source 
See https://www.latticesemi.com/view_document?document_id=50461 ("ECP5
and ECP5-5G Family Data Sheet"), section 3.19 "sysCLOCK PLL Timing".
This commit is contained in:
Xiretza 2020-02-24 14:39:44 +01:00
parent 0c7e0bf025
commit 7a87d4e262
No known key found for this signature in database
GPG key ID: E51A6C6A1EB378ED
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/cores/clock.py
View file

@ -507,7 +507,7 @@ class ECP5PLL(Module):
clko_div_range = (1, 128+1)
clki_freq_range = ( 8e6, 400e6)
clko_freq_range = (3.125e6, 400e6)
vco_freq_range = ( 550e6, 1250e6)
vco_freq_range = ( 400e6, 800e6)
def __init__(self):
self.reset = Signal()