Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

targets/ppro: fix BIOS address

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2014-08-22 15:24:00 +08:00
parent 3eabec28cd
commit 7b10f1821f
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
targets/ppro.py
View file

@ -63,7 +63,7 @@ class BaseSoC(SDRAMSoC):
def __init__(self, platform, **kwargs):
clk_freq = 80*1000*1000
SDRAMSoC.__init__(self, platform, clk_freq,
cpu_reset_address=0x160000, **kwargs)
cpu_reset_address=0x60000, **kwargs)
self.submodules.crg = _CRG(platform, clk_freq)