Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

link/cont: improve timing

This commit is contained in:
Florent Kermarrec 2015-01-16 18:13:07 +01:00
parent 1170a1070b
commit 7ccc5f5274
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/sata/link/cont.py
View File

@ -14,6 +14,7 @@ class SATACONTInserter(Module):
is_data = Signal() is_data = Signal()
was_data = Signal() was_data = Signal()
was_hold = Signal()
change = Signal() change = Signal()
self.comb += is_data.eq(sink.charisk == 0) self.comb += is_data.eq(sink.charisk == 0)
@ -27,11 +28,10 @@ class SATACONTInserter(Module):
If(~is_data, If(~is_data,
last_primitive.eq(sink.data), last_primitive.eq(sink.data),
), ),
was_data.eq(is_data) was_data.eq(is_data),
was_hold.eq(last_primitive == primitives["HOLD"])
) )
] ]
was_hold = last_primitive == primitives["HOLD"]
self.comb += change.eq( self.comb += change.eq(
(sink.data != last_data) | (sink.data != last_data) |
(sink.charisk != last_charisk) | (sink.charisk != last_charisk) |