Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

genlib/CRG: fix variable name conflict

This commit is contained in:
Sebastien Bourdeauducq 2015-09-19 11:18:44 +08:00
parent 0a55ef5bc3
commit 84f98b4632
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
migen/genlib/io.py
View File

@ -48,12 +48,12 @@ class CRG(Module):
clk = clk_se clk = clk_se
# Power on Reset (vendor agnostic) # Power on Reset (vendor agnostic)
rst = Signal(reset=1) int_rst = Signal(reset=1)
self.sync.por += rst.eq(rst) self.sync.por += int_rst.eq(rst)
self.comb += [ self.comb += [
self.cd_sys.clk.eq(clk), self.cd_sys.clk.eq(clk),
self.cd_por.clk.eq(clk), self.cd_por.clk.eq(clk),
self.cd_sys.rst.eq(rst) self.cd_sys.rst.eq(int_rst)
] ]