Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

pipistrello: rename sdram->ddram

Browse source
This commit is contained in:
Robert Jordens 2015-03-19 18:47:54 +01:00 committed by Sebastien Bourdeauducq
parent 7fa1cd72a8
commit 860b72c8b6
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
mibuild/platforms/pipistrello.py
View file

@ -97,13 +97,13 @@ _io = [
IOStandard("LVTTL") IOStandard("LVTTL")
), ),
("sdram_clock", 0, ("ddram_clock", 0,
Subsignal("p", Pins("G3")), Subsignal("p", Pins("G3")),
Subsignal("n", Pins("G1")), Subsignal("n", Pins("G1")),
IOStandard("MOBILE_DDR") IOStandard("MOBILE_DDR")
), ),
("sdram", 0, ("ddram", 0,
Subsignal("a", Pins("J7 J6 H5 L7 F3 H4 H3 H6 D2 D1 F4 D3 G6")), Subsignal("a", Pins("J7 J6 H5 L7 F3 H4 H3 H6 D2 D1 F4 D3 G6")),
Subsignal("ba", Pins("F2 F1")), Subsignal("ba", Pins("F2 F1")),
Subsignal("cke", Pins("H7")), Subsignal("cke", Pins("H7")),