Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

clock/lattice_ecp5/ECP5PLL: Expose standby signal

This commit is contained in:
George Hilliard 2021-07-06 08:39:57 -05:00
parent f9f1b8e25d
commit 8b9f03efba
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/soc/cores/clock/lattice_ecp5.py
View File

@ -25,6 +25,7 @@ class ECP5PLL(Module):
self.logger.info("Creating ECP5PLL.") self.logger.info("Creating ECP5PLL.")
self.reset = Signal() self.reset = Signal()
self.locked = Signal() self.locked = Signal()
self.stdby = Signal()
self.clkin_freq = None self.clkin_freq = None
self.vcxo_freq = None self.vcxo_freq = None
self.nclkouts = 0 self.nclkouts = 0
@ -117,6 +118,7 @@ class ECP5PLL(Module):
("MFG_GMCREF_SEL", "2")], ("MFG_GMCREF_SEL", "2")],
i_RST = self.reset, i_RST = self.reset,
i_CLKI = self.clkin, i_CLKI = self.clkin,
i_STDBY = self.stdby,
o_LOCK = locked, o_LOCK = locked,
p_FEEDBK_PATH = "INT_OS3", # CLKOS3 reserved for feedback with div=1. p_FEEDBK_PATH = "INT_OS3", # CLKOS3 reserved for feedback with div=1.
p_CLKOS3_ENABLE = "ENABLED", p_CLKOS3_ENABLE = "ENABLED",