Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

soc/interconnect/stream: fix missing param

Browse source
This commit is contained in:
Florent Kermarrec 2016-03-16 16:21:32 +01:00
parent cb47373383
commit 8c272c1f6f
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
litex/soc/interconnect/stream.py
View file

@ -70,6 +70,7 @@ class _FIFOWrapper(Module):
description = self.sink.description
fifo_layout = [("payload", description.payload_layout),
("param", description.param_layout),
("eop", 1)]
self.submodules.fifo = fifo_class(layout_len(fifo_layout), depth)
@ -85,10 +86,12 @@ class _FIFOWrapper(Module):
self.fifo.we.eq(self.sink.stb),
fifo_in.eop.eq(self.sink.eop),
fifo_in.payload.eq(self.sink.payload),
fifo_in.param.eq(self.sink.param),
self.source.stb.eq(self.fifo.readable),
self.source.eop.eq(fifo_out.eop),
self.source.payload.eq(fifo_out.payload),
self.source.param.eq(fifo_out.param),
self.fifo.re.eq(self.source.ack)
]