Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc/cores/hyperbus: Fix build with SDRTristate (to prepare tests with it).

This commit is contained in:
Florent Kermarrec 2024-08-20 12:03:40 +02:00
parent 3a53a92bb2
commit 8f5c2dfbca
1 changed files with 7 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
litex/soc/cores/hyperbus.py
View File

@ -89,8 +89,8 @@ class HyperRAM(LiteXModule):
# Tristates. # Tristates.
# ---------- # ----------
dq = self.add_tristate(pads.dq) if not hasattr(pads.dq, "oe") else pads.dq dq = self.add_tristate(pads.dq, register=False) if not hasattr(pads.dq, "oe") else pads.dq
rwds = self.add_tristate(pads.rwds) if not hasattr(pads.rwds, "oe") else pads.rwds rwds = self.add_tristate(pads.rwds, register=False) if not hasattr(pads.rwds, "oe") else pads.rwds
self.comb += [ self.comb += [
# DQ. # DQ.
dq.o.eq( dq_o), dq.o.eq( dq_o),
@ -357,10 +357,11 @@ class HyperRAM(LiteXModule):
t = TristatePads(len(pad)) t = TristatePads(len(pad))
if register: if register:
for n in range(len(pad)): for n in range(len(pad)):
self.specials += SDRTristate(pad, self.specials += SDRTristate(pad[n],
o = t.o[n], o = t.o[n],
oe = t.oe, oe = t.oe,
i = t.i[n], i = t.i[n],
clk = ClockSignal("sys"),
) )
else: else:
self.specials += Tristate(pad, self.specials += Tristate(pad,