Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

fhdl/verilog: fix signed constant conversion

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-03-06 16:45:44 +01:00
parent 0a23cadd38
commit 90184b22d2
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
migen/fhdl/verilog.py
View file

@ -21,7 +21,7 @@ def _printexpr(ns, node):
if node.n >= 0:
return str(node.bv) + str(node.n)
else:
return "-" + str(node.bv) + str(-self.n)
return "-" + str(node.bv) + str(-node.n)
elif isinstance(node, Signal):
return ns.get_name(node)
elif isinstance(node, _Operator):