Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

soc/interconnect/wishbonebridge: fix import

Browse source
This commit is contained in:
Florent Kermarrec 2016-03-16 19:34:50 +01:00
parent d7112efdba
commit 9032665750
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/interconnect/wishbonebridge.py
View file

@ -5,7 +5,7 @@ from litex.gen.genlib.record import Record
from litex.gen.genlib.fsm import FSM, NextState
from litex.soc.interconnect import wishbone
from litex.soc.interconnect.stream import Sink, Source
from litex.soc.interconnect import stream
class WishboneStreamingBridge(Module):