soc/interconnect/wishbonebridge: fix import
This commit is contained in:
parent
d7112efdba
commit
9032665750
|
@ -5,7 +5,7 @@ from litex.gen.genlib.record import Record
|
||||||
from litex.gen.genlib.fsm import FSM, NextState
|
from litex.gen.genlib.fsm import FSM, NextState
|
||||||
|
|
||||||
from litex.soc.interconnect import wishbone
|
from litex.soc.interconnect import wishbone
|
||||||
from litex.soc.interconnect.stream import Sink, Source
|
from litex.soc.interconnect import stream
|
||||||
|
|
||||||
|
|
||||||
class WishboneStreamingBridge(Module):
|
class WishboneStreamingBridge(Module):
|
||||||
|
|
Loading…
Reference in New Issue