Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

litex/soc/cores/ussysmon.py: ADC transfer function

Browse source
This commit is contained in:
Vamsi Vytla 2021-03-03 10:50:58 -08:00
parent 71f7ce6a57
commit 922f85e64b
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/cores/ussysmon.py
View file

@ -103,7 +103,7 @@ class USSYSMON(Module, AutoCSR):
self.sync += [
If(self.drdy,
Case(channel, dict(
(k, v.status.eq(self.do >> 4))
(k, v.status.eq(self.do >> 6))
for k, v in channels.items()))
)
]