Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Revert "soc/integration/soc: add_sdram, remove litedram_wb and converter: let LiteDRAMWishbone2Native dealing with addr/data width" 

This reverts commit 6d34b8ed87.
This commit is contained in:
Gwenhael Goavec-Merou 2023-12-12 15:19:16 +01:00
parent 6d34b8ed87
commit 94eca8628c
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
litex/soc/integration/soc.py
View File

@ -1710,12 +1710,15 @@ class LiteXSoC(SoC):
if l2_cache_full_memory_we: if l2_cache_full_memory_we:
l2_cache = FullMemoryWE()(l2_cache) l2_cache = FullMemoryWE()(l2_cache)
self.l2_cache = l2_cache self.l2_cache = l2_cache
wb_sdram = self.l2_cache.slave litedram_wb = self.l2_cache.slave
self.add_config("L2_SIZE", l2_cache_size) self.add_config("L2_SIZE", l2_cache_size)
else:
litedram_wb = wishbone.Interface(data_width=port.data_width, address_width=32, addressing="word")
self.submodules += wishbone.Converter(wb_sdram, litedram_wb)
# Wishbone Slave <--> LiteDRAM bridge. # Wishbone Slave <--> LiteDRAM bridge.
self.wishbone_bridge = LiteDRAMWishbone2Native( self.wishbone_bridge = LiteDRAMWishbone2Native(
wishbone = wb_sdram, wishbone = litedram_wb,
port = port, port = port,
base_address = self.bus.regions["main_ram"].origin base_address = self.bus.regions["main_ram"].origin
) )