Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

sim: make initialization cycle optional (selectable by function attribute)

This commit is contained in:
Sebastien Bourdeauducq 2012-03-06 19:43:59 +01:00
parent 8160ced2e9
commit 98e96b3952
3 changed files with 7 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
examples/basic_sim.py
View File

@ -13,6 +13,7 @@ class Counter:
else: else:
s.wr(self.ce, 1) s.wr(self.ce, 1)
print("Cycle: " + str(s.cycle_counter) + " Count: " + str(s.rd(self.count))) print("Cycle: " + str(s.cycle_counter) + " Count: " + str(s.rd(self.count)))
do_simulation.initialize = True
def get_fragment(self): def get_fragment(self):
sync = [If(self.ce, self.count.eq(self.count + 1))] sync = [If(self.ce, self.count.eq(self.count + 1))]

9
examples/memory_sim.py
View File

@ -10,11 +10,10 @@ class Mem:
self.mem = Memory(16, 2**12, p, init=list(range(20))) self.mem = Memory(16, 2**12, p, init=list(range(20)))
def do_simulation(self, s): def do_simulation(self, s):
if s.cycle_counter >= 0: value = s.rd(self.mem, s.cycle_counter)
value = s.rd(self.mem, s.cycle_counter) print(value)
print(value) if value == 10:
if value == 10: s.interrupt = True
s.interrupt = True
def get_fragment(self): def get_fragment(self):
return Fragment(memories=[self.mem], sim=[self.do_simulation]) return Fragment(memories=[self.mem], sim=[self.do_simulation])

3
migen/fhdl/structure.py
View File

@ -278,4 +278,5 @@ class Fragment:
def call_sim(self, simulator): def call_sim(self, simulator):
for s in self.sim: for s in self.sim:
s(simulator) if simulator.cycle_counter >= 0 or (hasattr(s, "initialize") and s.initialize):
s(simulator)