fhdl/verilog: Fix sig.direction regression.

Browse source

...

This commit is contained in:

Florent Kermarrec 2021-10-31 23:40:11 +01:00

parent 3ba5d6f187

commit 9ecb1e61a9

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Show stats Download patch file Download diff file Expand all files Collapse all files