Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fhdl: allow a namespace to be specified for Verilog conversion

This commit is contained in:
Sebastien Bourdeauducq 2011-12-13 00:24:40 +01:00
parent eee6980a36
commit a72faaecdd
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
migen/fhdl/verilog.py
View File

@ -115,12 +115,12 @@ def _printinstances(ns, i, clk, rst):
r += ");\n\n" r += ");\n\n"
return r return r
def Convert(f, ios=set(), name="top", clkname="sys_clk", rstname="sys_rst"): def Convert(f, ios=set(), name="top", clkname="sys_clk", rstname="sys_rst", ns=None):
ns = Namespace() if ns is None: ns = Namespace()
clks = Signal(name=clkname) clks = Signal(name=clkname)
rsts = Signal(name=rstname) rsts = Signal(name=rstname)
ios |= f.pads ios |= f.pads
sigs = ListSignals(f) sigs = ListSignals(f)