soc/add_uart: Fix uart_name="uartbone" case.
This commit is contained in:
parent
928ee285dc
commit
a76828a40a
|
@ -1249,7 +1249,7 @@ class LiteXSoC(SoC):
|
||||||
# Add PHY/UART.
|
# Add PHY/UART.
|
||||||
if uart_phy is not None:
|
if uart_phy is not None:
|
||||||
setattr(self.submodules, name + "_phy", uart_phy)
|
setattr(self.submodules, name + "_phy", uart_phy)
|
||||||
assert uart is not None
|
if uart is not None:
|
||||||
setattr(self.submodules, name, uart)
|
setattr(self.submodules, name, uart)
|
||||||
|
|
||||||
# IRQ.
|
# IRQ.
|
||||||
|
|
Loading…
Reference in New Issue