liteusb: add basic wishbone frontend (We could also reuse Etherbone in the future)
This commit is contained in:
parent
cd3a51ada6
commit
a8b8af220a
|
@ -0,0 +1,14 @@
|
|||
from migen.fhdl.std import *
|
||||
|
||||
from misoclib.com.liteusb.common import *
|
||||
from misoclib.tools.litescope.bridge.wishbone import LiteScopeWishboneBridge
|
||||
|
||||
class LiteUSBWishboneBridge(LiteScopeWishboneBridge):
|
||||
def __init__(self, port, clk_freq):
|
||||
LiteScopeWishboneBridge.__init__(self, port, clk_freq)
|
||||
self.comb += [
|
||||
port.sink.sop.eq(1),
|
||||
port.sink.eop.eq(1),
|
||||
port.sink.length.eq(1),
|
||||
port.sink.dst.eq(port.tag)
|
||||
]
|
Loading…
Reference in New Issue