Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

litex/soc/interconnect/wishbone.py: add data_width param

Browse source
This commit is contained in:
tongchen126 2021-12-31 13:27:27 +08:00
parent e87e7ff31c
commit a8c8e4e3cf
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
litex/soc/interconnect/wishbone.py
View file

@ -199,8 +199,8 @@ class Decoder(Module):
class InterconnectShared(Module):
def __init__(self, masters, slaves, register=False, timeout_cycles=1e6):
shared = Interface()
def __init__(self, masters, slaves, register=False, timeout_cycles=1e6,data_width=32):
shared = Interface(data_width=data_width)
self.submodules.arbiter = Arbiter(masters, shared)
self.submodules.decoder = Decoder(shared, slaves, register)
if timeout_cycles is not None: