Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

sdram/module: fix MT8JTF12864, rowbits is 14 and not 16.... (16 was used from the beginning, but it does not fix the runtime issue)

This commit is contained in:
Florent Kermarrec 2015-03-28 16:35:15 +01:00
parent 75ee8a5db9
commit a8d91c0c1d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
misoclib/mem/sdram/module.py
View File

@ -161,7 +161,7 @@ class MT47H128M8(SDRAMModule):
class MT8JTF12864(SDRAMModule): class MT8JTF12864(SDRAMModule):
geom_settings = { geom_settings = {
"nbanks": 8, "nbanks": 8,
"nrows": 65536, "nrows": 16384,
"ncols": 1024 "ncols": 1024
} }
timing_settings = { timing_settings = {