genlib/cdc/MultiReg: output clock domain defaults to sys

This commit is contained in:
Sebastien Bourdeauducq 2013-03-21 10:40:02 +01:00
parent b38818eb17
commit a94bf3b2c5
1 changed files with 1 additions and 1 deletions

View File

@ -23,7 +23,7 @@ class MultiRegImpl:
return Fragment(comb, {self.odomain: o_sync})
class MultiReg(Special):
def __init__(self, i, o, odomain, n=2):
def __init__(self, i, o, odomain="sys", n=2):
Special.__init__(self)
self.i = i
self.o = o