Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

genlib/cdc/MultiReg: output clock domain defaults to sys

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2013-03-21 10:40:02 +01:00
parent b38818eb17
commit a94bf3b2c5
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
migen/genlib/cdc.py
View file

@ -23,7 +23,7 @@ class MultiRegImpl:
return Fragment(comb, {self.odomain: o_sync})
class MultiReg(Special):
def __init__(self, i, o, odomain, n=2):
def __init__(self, i, o, odomain="sys", n=2):
Special.__init__(self)
self.i = i
self.o = o