Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

pytholite: fix bit width of selection signal

This commit is contained in:
Sebastien Bourdeauducq 2012-11-30 17:07:32 +01:00
parent cfb23c442f
commit adb1565d7a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
migen/pytholite/reg.py
View File

@ -40,7 +40,7 @@ class ImplRegister:
def finalize(self):
if self.finalized:
raise FinalizeError
self.sel = Signal(max=len(self.source_encoding)+2, name="pl_regsel_"+self.name)
self.sel = Signal(max=len(self.source_encoding)+1, name="pl_regsel_"+self.name)
self.finalized = True
def get_fragment(self):