Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

gen/fhdl/verilog: Make DummyAttrTranslate a dict.

Browse source
This commit is contained in:
Florent Kermarrec 2021-07-15 16:48:24 +02:00
parent bf52c1083f
commit b2f8fa5464
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/gen/fhdl/verilog.py
View file

@ -369,7 +369,7 @@ def _printspecials(overrides, specials, ns, add_data_file, attr_translate):
return r
class DummyAttrTranslate:
class DummyAttrTranslate(dict):
def __getitem__(self, k):
return (k, "true")