Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

targets/kc705: make SDRAM controller type configurable

This commit is contained in:
Sebastien Bourdeauducq 2015-11-03 18:45:58 +08:00
parent d554a06eba
commit b340d7ec42
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
misoc/targets/kc705.py
View File

@ -83,7 +83,7 @@ class BaseSoC(SoCSDRAM):
} }
csr_map.update(SoCSDRAM.csr_map) csr_map.update(SoCSDRAM.csr_map)
def __init__(self, toolchain="ise", **kwargs): def __init__(self, toolchain="ise", sdram_controller_type="minicon", **kwargs):
platform = kc705.Platform(toolchain=toolchain) platform = kc705.Platform(toolchain=toolchain)
SoCSDRAM.__init__(self, platform, SoCSDRAM.__init__(self, platform,
clk_freq=125*1000000, cpu_reset_address=0xaf0000, clk_freq=125*1000000, cpu_reset_address=0xaf0000,
@ -94,7 +94,7 @@ class BaseSoC(SoCSDRAM):
if not self.integrated_main_ram_size: if not self.integrated_main_ram_size:
self.submodules.ddrphy = k7ddrphy.K7DDRPHY(platform.request("ddram")) self.submodules.ddrphy = k7ddrphy.K7DDRPHY(platform.request("ddram"))
sdram_module = MT8JTF12864(self.clk_freq) sdram_module = MT8JTF12864(self.clk_freq)
self.register_sdram(self.ddrphy, "lasmicon", self.register_sdram(self.ddrphy, sdram_controller_type,
sdram_module.geom_settings, sdram_module.timing_settings) sdram_module.geom_settings, sdram_module.timing_settings)
if not self.integrated_rom_size: if not self.integrated_rom_size: