tools/litex_sim: Remove obsolete max_sdram_size parameter.
This commit is contained in:
parent
3b4a885366
commit
b4db2a3ef2
|
@ -188,7 +188,6 @@ class SimSoC(SoCCore):
|
|||
phy = self.sdrphy,
|
||||
module = sdram_module,
|
||||
origin = self.mem_map["main_ram"],
|
||||
size = kwargs.get("max_sdram_size", 0x40000000),
|
||||
l2_cache_size = kwargs.get("l2_size", 8192),
|
||||
l2_cache_min_data_width = kwargs.get("min_l2_data_width", 128),
|
||||
l2_cache_reverse = False
|
||||
|
|
Loading…
Reference in New Issue