Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

tools/litex_json2dts_linux.py: update clock specification 

Remove `bus-frequency` property from `soc` node. Instead,
create a separate `clocks` section containing a node to
represent the LiteX sys_clk, which may be referenced from
other peripherals if needed.

Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
This commit is contained in:
Gabriel Somlo 2021-12-10 11:02:35 -05:00
parent 230ba5f7ba
commit b4fb3ea981
1 changed files with 13 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
litex/tools/litex_json2dts_linux.py
View File

@ -217,17 +217,28 @@ def generate_dts(d, initrd_start=None, initrd_size=None, initrd=None, root_devic
};
"""
# Clock ----------------------------------------------------------------------------------------
dts += """
clocks {{
sys_clk: litex_sys_clk {{
#clock-cells = <0>;
compatible = "fixed-clock";
clock-frequency = <{sys_clk_freq}>;
}};
}};
""".format(sys_clk_freq=d["constants"]["config_clock_frequency"])
# SoC ------------------------------------------------------------------------------------------
dts += """
soc {{
#address-cells = <1>;
#size-cells = <1>;
bus-frequency = <{sys_clk_freq}>;
compatible = "simple-bus";
interrupt-parent = <&intc0>;
ranges;
""".format(sys_clk_freq=d["constants"]["config_clock_frequency"])
"""
# SoC Controller -------------------------------------------------------------------------------