m1crg: allow up to 150MHz pixel clock
This commit is contained in:
parent
8fd092ca12
commit
b603eaf7d4
|
@ -267,7 +267,7 @@ assign eth_tx_clk = eth_tx_clk_pad;
|
||||||
DCM_CLKGEN #(
|
DCM_CLKGEN #(
|
||||||
.CLKFXDV_DIVIDE(2),
|
.CLKFXDV_DIVIDE(2),
|
||||||
.CLKFX_DIVIDE(4),
|
.CLKFX_DIVIDE(4),
|
||||||
.CLKFX_MD_MAX(2.0),
|
.CLKFX_MD_MAX(3.0),
|
||||||
.CLKFX_MULTIPLY(2),
|
.CLKFX_MULTIPLY(2),
|
||||||
.CLKIN_PERIOD(20.0),
|
.CLKIN_PERIOD(20.0),
|
||||||
.SPREAD_SPECTRUM("NONE"),
|
.SPREAD_SPECTRUM("NONE"),
|
||||||
|
|
Loading…
Reference in New Issue