Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Convert -> convert

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-01-05 19:27:45 +01:00
parent 3b640c45bb
commit b60abfaa4a
4 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
build.py
View file

@ -31,7 +31,7 @@ def str2file(filename, contents):
str2file("soc.v", src_verilog) str2file("soc.v", src_verilog)
str2file("soc.ucf", src_ucf) str2file("soc.ucf", src_ucf)
verilog_sources.append("build/soc.v") verilog_sources.append("build/soc.v")
#raise SystemExit
# xst # xst
xst_prj = "" xst_prj = ""
for s in verilog_sources: for s in verilog_sources:

2
milkymist/uart/__init__.py
View file

@ -14,7 +14,7 @@ class Inst:
self.tx = Signal(reset=1) self.tx = Signal(reset=1)
self.rx = Signal() self.rx = Signal()
self.divisor = int(clk_freq/baud/16); # TODO self.divisor = int(clk_freq/baud/16) # TODO
def get_fragment(self): def get_fragment(self):
enable16 = Signal() enable16 = Signal()

2
tb/norflash/norflash_conv.py
View file

@ -5,6 +5,6 @@ from milkymist import norflash
norflash0 = norflash.Inst(25, 12) norflash0 = norflash.Inst(25, 12)
frag = norflash0.get_fragment() frag = norflash0.get_fragment()
v = verilog.Convert(frag, name="norflash", v = verilog.convert(frag, name="norflash",
ios={norflash0.bus.cyc_i, norflash0.bus.stb_i, norflash0.bus.we_i, norflash0.bus.adr_i, norflash0.bus.sel_i, norflash0.bus.dat_i, norflash0.bus.dat_o, norflash0.bus.ack_o}) ios={norflash0.bus.cyc_i, norflash0.bus.stb_i, norflash0.bus.we_i, norflash0.bus.adr_i, norflash0.bus.sel_i, norflash0.bus.dat_i, norflash0.bus.dat_o, norflash0.bus.ack_o})
print(v) print(v)

2
top.py
View file

@ -25,7 +25,7 @@ def get():
frag = autofragment.from_local() frag = autofragment.from_local()
vns = convtools.Namespace() vns = convtools.Namespace()
src_verilog = verilog.Convert(frag, src_verilog = verilog.convert(frag,
{clkfx_sys.clkin, reset0.trigger_reset}, {clkfx_sys.clkin, reset0.trigger_reset},
name="soc", name="soc",
clk_signal=clkfx_sys.clkout, clk_signal=clkfx_sys.clkout,