Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #774 from antmicro/vex-debug 

CPU: Vex: add debug slave for dbg cpu variant
This commit is contained in:
enjoy-digital 2021-01-15 17:49:33 +01:00 committed by GitHub
parent b1cad93e62 5d0c5d7088
commit bf0f0176b3
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
litex/soc/cores/cpu/vexriscv/core.py
View File

@ -265,6 +265,11 @@ class VexRiscv(CPU, AutoCSR):
vdir = get_data_mod("cpu", "vexriscv").data_location
platform.add_source(os.path.join(vdir, cpu_filename))
def add_soc_components(self, soc, soc_region_cls):
if "debug" in self.variant:
soc.bus.add_slave("vexriscv_debug", self.debug_bus, region=soc_region_cls(origin=0xf00f0000, size=0x100, cached=False))
def use_external_variant(self, variant_filename):
self.external_variant = True
self.platform.add_source(variant_filename)