Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

bus/dfi: filter signals by direction

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-02-15 21:48:05 +01:00
parent ef7aea0f31
commit c08687b9c6
1 changed files with 9 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
migen/bus/dfi.py
View file

@ -26,11 +26,12 @@ class Interface:
self.phases = [SimpleInterface(self.pdesc) for i in range(nphases)] self.phases = [SimpleInterface(self.pdesc) for i in range(nphases)]
# Returns pairs (DFI-mandated signal name, Migen signal object) # Returns pairs (DFI-mandated signal name, Migen signal object)
def get_standard_names(self): def get_standard_names(self, m2s=True, s2m=True):
r = [] r = []
add_suffix = len(self.phases) > 1 add_suffix = len(self.phases) > 1
for n, phase in enumerate(self.phases): for n, phase in enumerate(self.phases):
for signal in self.pdesc.desc: for signal in self.pdesc.desc:
if (m2s and signal[0] == M_TO_S) or (s2m and signal[0] == S_TO_M):
if add_suffix: if add_suffix:
if signal[0] == M_TO_S: if signal[0] == M_TO_S:
suffix = "_p" + int(n) suffix = "_p" + int(n)
@ -38,7 +39,7 @@ class Interface:
suffix = "_w" + int(n) suffix = "_w" + int(n)
else: else:
suffix = "" suffix = ""
r.append(("dfi_" + signal[1] + suffix, getattr(self, signal[1]))) r.append(("dfi_" + signal[1] + suffix, getattr(phase, signal[1])))
return r return r
class Interconnect: class Interconnect: